The time integral of nanosecond pulses is digitized with a linearity, resolution and stability < 1%. The sensitivity of the circuit is 1.2 pCoul/ count. The circuit can also be utilized for measurement of short time intervals.
I, Introduction
The availability of digital computers for high-energy physics experiments generates the demand for interface circuitry between the experimental apparatus and the computer.
Digital data are commonly pre-processed in fast logic blocks, and their rate is reduced considerably before being sent to the computer. The problem in such a case reduces to matching pulse shapes at the interface. However, analog signals of nanosecond duration require either linear time scaling Gate Input: -0.7 volts into 50 ohms, i.e. , standard NIM logic ONE. Minimum duration 4 nsec.
Linearity:
Better than l%, integral.
Resolution: > 7 binary bits.
Analog Output (PHA) : Delivers a negative pulse proportional to the time integral of the input signal and matching input characteristics of pulse-height analyzers.
Rise time (10 to 90%) = 0.6 ps, Decay time constant (to l/e) = 3.2 hs. The clamp on C45 is released approximately 1 psec after receipt of new data.
C45 is thus protected from noise in the time interval when the environmental noise is highest, e.g* , due to spark chambers or other pulsed apparatus.
The digital information, stored in the binary counter, is strobed out via NAND gates G9 -G16. The output amplifiers Q33 -Q40 can deliver 40 mA into 100 ohm transmission lines. The SCALER output delivers a number of pulses proportional to the time integral of the input signal and can be used for monitoring selected channels or for calibration of the instruments when a computer is not available.
One pilot light provides visual indication of overflow conditions, (27-th bit), the other is actuated by an OR circuit of weights 22 -26 to indicate that DATA are available.
RESET can be accomplished in three ways:
(a) Push-button reset required when the equipment is energized. and an auxiliary source of + 5.5 volts for the integrated circuits. In larger systems it is convenient to supply the pilot lamps from an unregulated source.
-7-A study was made of two different ways to multiplex the analog information for conversion into digital form. The time constant at the peak detector can be lengthened by increase of R90, C45 and the charging current in Q17, Q18. A fast analog-to-digital converter can then be used for 100 channels or more in a multiplexing scheme. One multiplexing arrangement studied involves the use of analog switches. The other solution utilizes the binary states at the output of a comparator to monitor whether C45 has been fully discharged, indicating that the analog-to-digital conversion has been completed.
III. Results 
